National Semiconductor

LMC835 Digital Controlled Graphic Equalizer

General Description

The LMC835 is a monolithic, digitally-controlled graphic equalizer CMOS LSI for Hi-Fi audio. The LMC835 consists of a Logic section and a Signal Path section made of analog switches and thin-film silicon-chromium resistor networks. The LMC835 is used with external resonator circuits to make a stereo equalizer with seven bands, \pm 12 dB or \pm 6 dB gain range and 25 steps each. Only three digital inputs are needed to control the equalization. The LMC835 makes it easy to build a μP -controlled equalizer.


The signal path is designed for very low noise and distortion, resulting in very high performance, compatible with PCM audio.

FeaturesNo volume controls requiredThree-wire interface

- 14 bands, 25 steps each
- \blacksquare ±12 dB or ±6 dB gain ranges
- Low noise and distortion
- TTL, CMOS logic compatible

Applications

- Hi-Fi equalizer
- Receiver
- Car stereo
- Musical instrument
- Tape equalization
- Mixer
- Volume controller




©1995 National Semiconductor Corporation TL/H/6753

RRD-B30M75/Printed in U. S. A.

LMC835 Digital Controlled Graphic Equalizer

February 1995



Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage, Vpp-Vss 18V

Supply voltage, v _{DD} -v _{SS}	187
Allowable Input Voltage (Note 1)	V_{SS} -0.3V
	to V _{DD} +0.3V
Storage Temperature, T _{stg}	-60° C to $+150^{\circ}$ C
Lead Temperature (Soldering, 10 sec), N	I Pkg + 260°C
Lead Temperature, V Pkg Vapor Phase (60 sec) Infrared (15 sec)	+ 215°C + 220°C

Operating Ratings

Supply Voltage, V _{DD} -V _{SS}	5V to 16V
Digital Ground (Pin 13)	V_{SS} to V_{DD}
Digital Input (Pins 14, 15, 16)	V_{SS} to V_{DD}
Analog Input (Pins 1, 2, 3, 4, 25, 26, 27)	
(Note 1)	V_{SS} to V_{DD}
Operating Temperature, T _{opr}	-40° C to $+85^{\circ}$ C

Electrical Characteristics (Note 2) $V_{DD} = 7.5V$, $V_{SS} = -7.5V$, A.GND = 0V LOGIC SECTION


Symbol	Parameter	Test Conditions	Тур	Tested Limit (Note 3)	Design Limit (Note 4)	Unit (Limit)
IDDL	Supply Current	Pins 14, 15, 16 are 0V	0.01	0.5	0.5	mA (Max)
I _{SSL}		Pins 14, 15, 16 are 0V	0.01	0.5	0.5	mA (Max)
IDDH		Pins 14, 15, 16 are 5V	1.3	5	5	mA (Max)
I _{SSH}		Pins 14, 15, 16 are 5V	0.9	5	5	mA (Max)
VIH	High-Level Input Voltage	@Pins 14, 15, 16	1.8	2.3	2.5	V (Min)
VIL	Low-Level Input Voltage	@Pins 14, 15, 16	0.9	0.6	0.4	V (Max)
fo	Clock Frequency	@Pin 14	2000	500	500	kHz (Max)
tw(STB)	Width of STB Input	See Figure 1	0.25	1	1	μs (Min)
t _{setup}	Data Setup Time	See Figure 1	0.25	1	1	μs (Min)
t _{hold}	Data Hold Time	See Figure 1	0.25	1	1	μs (Min)
t _{cs}	Delay from Rising Edge of CLOCK to STB	See Figure 1	0.25	1	1	μs (Min)
I _{IN}	Input Current	@Pins 14, 15, 16 0V <v<sub>IN<5V</v<sub>	±0.01	±1		μA (Max)
CIN	Input Capacitance	@Pins 14, 15, 16 f = 1 MHz	5			pF

Note 1: Pins 2, 3 and 26 have a maximum input voltage range of \pm 22V for the typical application shown in Figure 7.

Note 2: Bold numbers apply at temperature extremes. All other numbers apply at $T_A = 25^{\circ}C$, $V_{DD} = 7.5V$, $V_{SS} = -7.5V$, $D_{SS} = -7.5V$, D_{SS

Note 3: Guaranteed and 100% production tested.

Note 4: Guaranteed (but not 100% production tested) over the operating temperature range. These limits are not used to calculate outgoing quality levels.




Symbol	Parameter	Test Conditions Typ		Tested Limit (Note 3)	Design Limit (Note 4)	Unit (Limit)
E _A	Gain Error	A _V =0 dB @ ± 12 dB Range	0.1	0.5	0.5	dB (Max
		A _V =0 dB @ ± 6 dB Range	0.1	1	1	dB (Max
		$A_V = \pm 1 dB @ \pm dB Range (R_{5b} or R_{5c} is ON)$	0.1	0.5	0.6	dB (Max
		$A_V = \pm 2 dB @ \pm 12 dB Range$ (R _{4b} or R _{4c} is ON)	0.1	0.5	0.6	dB (Max
		$A_V = \pm 3 \text{ dB} @ \pm 12 \text{ dB} \text{ Range}$ (R _{3b} or R _{3c} is ON)	0.1	0.5	0.6	dB (Max
		$A_V = \pm 4 \text{ dB} @ \pm 12 \text{ dB} \text{ Range}$ (R _{2b} or R _{2c} is ON)	0.1	0.5	0.7	dB (Max
		$A_V = \pm 5 dB @ \pm 12 dB Range$ (R _{1h} or R _{1c} is ON)	0.1	0.5	0.7	dB (Max
		$A_V = \pm 9 \text{ dB } @ \pm 12 \text{ dB Range}$ (R _{0b} or R _{0c} is ON)	0.2	1	1.3	dB (Max
THD	Total Harmonic Distortion	$A_V = 0 \text{ dB} \otimes \pm 12 \text{ dB} \text{ Range}$ $V_{IN} = 4V_{rms}, f = 1 \text{ kHz}$ $A_V = 12 \text{ dB} \otimes \pm 12 \text{ dB} \text{ Range}$	0.0015			%
		$V_{IN} = 1V_{rms}$, f = 1 kHz	0.01	0.1		% (Max
		$V_{IN} = 1V_{rms}$, f = 20 kHz A _V = -12 dB @ ±12 dB Range	0.1	0.5		% (Max
		$V_{IN} = 4V_{rms}$, f=1 kHz	0.01	0.1		% (Max
		$V_{IN} = 4V_{rms}$, f=20 kHz	0.1	0.5		% (Max
V _{O Max}	Maximum Output Voltage	A _V =0 dB @ ±12 dB Range THD <1%, f=1 kHz	5.5	5.1	5	V _{rms} (Mi
S/N	Signal to Noise Ratio	A _V =0 dB @ ±12 dB Range V _{ref} =1 V _{rms}	114			dB
		A _V = 12 dB @ ±12 dB Range V _{ref} =1V _{rms}	106			dB
		$A_V = -12 \text{ dB } @ \pm 12 \text{ dB Range}$ $V_{ref} = 1V_{rms}$	116			dB
I _{LEAK}	Leakage Current	A _V =0 dB @ ±12 dB Range (All internal switches are OFF)				
		Pin 2+3, Pin 26 Pin 5∼Pin 11, Pin 18∼Pin 24		500 50		nA (Ma: nA (Ma:


test circuit, Figures 3 and 4.


Note 3: Guaranteed and 100% production tested.


Note 4: Guaranteed (but not 100% production tested) over the operating temperature range. These limits are not used to calculate outgoing quality levels.


Timing Diagrams


























Typical Applications (Continued)

Sample Subroutine Program for Figure 14, LMC835-COP404L CPU Interface

CODE	LABEL	MNEMONI	CS	COMMENTS
3F	LMC835:	LBI	3F	;POINT TO RAMADDRESS 3F
05	SEND	LD		;RAMDATA TO A
22		SC		; SET CARRY
335F		OGI		;SET PORT G= 1111, OPEN THE AND GATES
4F		XAS		;SWAP A AND SIO, CLOCK START
05		LD		;RAMDATA TO A, MAKE SURE A = DATA
07		XDS		;SWAP A AND RAMDATA, RAMADDRESS=RAMADDRESS-
05		LD		;RAMDATA TO A
4F		XAS		;SWAP A AND SIO
05		LD		;RAMDATA TO A, MAKE SURE A=NEWDATA
07		XDS		;SWAP A AND RAMDATA, RAMADDRESS=RAMADDRESS-
32		RC		;RESET CARRY
4F		XAS		;SWAP A AND SIO, CLOCK STOP
335D		OGJ	13	;SET PORT G=1101, MAKE STROBE LOW
335B		OGI	11	;SET PORT G=1011, MAKE STROBE HIGH, CLOSE THE
				GATES
4E		CBA		;BD TO A
43		AISC	3	;RAMADDRESS<3C THEN RETURN
48		RET		
80		JP	SEND	

	ADDRESS	COMMENTS
3C	DATA	;GAIN DATA D4-D7
3D	DATA	;GAIN DATA DO-D3
3E	DATA	;BAND DATA D4-D7
3F	DATA	;BAND DATA DO-D3

Application Hints

SWITCHING NOISE

The LMC835 uses CMOS analog switches that have small leakages (less than 50 nA). When a band is selected for flat gain, all the switches in that band are open and the resonator circuit is not connected to the LMC835 resistor network. It is only in the flat mode that the small leakage currents can cause problems. The input to the resonator circuit is usually a capacitor and the leakage currents will slowly charge up this capacitor to a large voltage if there is no resistive path to limit it. When the band is set to any value other than flat, the charge on the capacitor will be discharged by the resistor network and there will be a transient at the output. To limit the size of this transient, $R_{\rm LEAK}$ is necessary.

HOW TO AVOID SWITCHING NOISE DUE TO LEAKAGE CURRENT (Refer to *Figures 7* and 8)

To avoid switching noise due to leakage currents when changing the gain, it is recommended to put ${\sf R}_{\sf LEAK}=100$ $k\Omega$ between Pin 3 and Pin 5—11 each, Pin 26 and Pin 12—24 each. The resistor limits the voltage that the capacitor can charge to, with minimal effects on the equalization. The frequency response change due to ${\sf R}_{\sf LEAK}$ are shown in *Figure 15*. The gain error is only 0.2 dB and Q error is only 5% at 12 dB boost or cut.

SIMPLE WORD GENERATOR (Figure 6)


Circuit operation revolves around an MM74HC165 parallelin/serial-out shift register. Data bits D0 through D7 are applied to the parallel of the MM74HC165 from 8 toggle switches. The bits are shifted out to the DATA input of the LMC835 in sync with the clock. When all data bits have been loaded, CLOCK is inhibited and a STROBE pulse is generated: this sequence is initiated by a START pulse.

LMC835-COP404L CPU INTERFACE (Refer to Figure 14)

The diagram shows AND gates between the COP and the LMC835. These permit G2 to inhibit the CLOCK and DATA lines (SK and SO) during a STROBE (G1) pulse. This function may also be implemented in software. As shown in *Figure 2*, the data groups are shifted in D0 first. Data is loaded on positive clock edges.

POWER SUPPLIES


These applications show LM317/337 regulators for the $\pm7.5V$ supplies for the LMC835. Since the latter draws only 5 mA max., 1k series dropping resistors from the $\pm15V$ op amp supply and a pair of 7.5V zeners and bypass caps will also suffice.





REDUCING EXTERNAL COMPONENTS

The typical application shown in *Figure 7* is switching noise free. The DC-coupled circuit in *Figure 16* is also switching noise free, except at 12 dB/6 dB switch turn ON/OFF. This switching noise is caused by the I_{bias} and V_{offset} of the op

amps. Selecting a low l_{bias} and V_{offset} op amp can minimize the switching noise due to the 12 dB/6 dB switch. The DC-coupled application can also eliminate the R_{F} = 100k resistors with only a 0.5 dB gain error at 12 dB boost or cut.







National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.