1 | /*
|
---|
2 | * Copyright (C) 2017 The Contributors
|
---|
3 | *
|
---|
4 | * This program is free software: you can redistribute it and/or modify
|
---|
5 | * it under the terms of the GNU General Public License as published by
|
---|
6 | * the Free Software Foundation, either version 3 of the License, or (at
|
---|
7 | * your option) any later version.
|
---|
8 | *
|
---|
9 | * This program is distributed in the hope that it will be useful, but
|
---|
10 | * WITHOUT ANY WARRANTY; without even the implied warranty of
|
---|
11 | * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
---|
12 | * General Public License for more details.
|
---|
13 | *
|
---|
14 | * A copy of the GNU General Public License can be found in the file
|
---|
15 | * "gpl.txt" in the top directory of this repository.
|
---|
16 | */
|
---|
17 |
|
---|
18 | #include <all.h>
|
---|
19 |
|
---|
20 | #define ver(...) _ver(mid_verbose, 0, __VA_ARGS__)
|
---|
21 | #define ver2(...) _ver(mid_verbose, 1, __VA_ARGS__)
|
---|
22 | #define ver3(...) _ver(mid_verbose, 2, __VA_ARGS__)
|
---|
23 |
|
---|
24 | int32_t mid_verbose = 0;
|
---|
25 |
|
---|
26 | #define REG_IER_ISR 0
|
---|
27 | #define REG_CFR_SR 1
|
---|
28 | #define REG_CDR_TBR 2
|
---|
29 | #define REG_TDR_RDR 3
|
---|
30 |
|
---|
31 | void mid_init(void)
|
---|
32 | {
|
---|
33 | ver("mid init");
|
---|
34 | }
|
---|
35 |
|
---|
36 | void mid_quit(void)
|
---|
37 | {
|
---|
38 | ver("mid quit");
|
---|
39 | }
|
---|
40 |
|
---|
41 | bool mid_exec(void)
|
---|
42 | {
|
---|
43 | ver3("mid exec");
|
---|
44 | return false;
|
---|
45 | }
|
---|
46 |
|
---|
47 | uint32_t mid_read(uint32_t off, int32_t sz)
|
---|
48 | {
|
---|
49 | ver2("mid rd %u:%d", off, sz * 8);
|
---|
50 | return 0;
|
---|
51 | }
|
---|
52 |
|
---|
53 | void mid_write(uint32_t off, int32_t sz, uint32_t val)
|
---|
54 | {
|
---|
55 | ver2("mid wr %u:%d 0x%0*x", off, sz * 8, sz * 2, val);
|
---|
56 |
|
---|
57 | if (sz != 1 || off > 7) {
|
---|
58 | fail("invalid mid wr %u:%d", off, sz * 8);
|
---|
59 | }
|
---|
60 |
|
---|
61 | int32_t rg = (int32_t)(off % 4);
|
---|
62 | int32_t un = (int32_t)(off / 4);
|
---|
63 |
|
---|
64 | switch (rg) {
|
---|
65 | case REG_CFR_SR:
|
---|
66 | ver2("CFR[%d] 0x%02x", un, val);
|
---|
67 |
|
---|
68 | if (un == 1) {
|
---|
69 | fdd_set_side((int32_t)val & 0x01);
|
---|
70 | }
|
---|
71 | else {
|
---|
72 | fdd_set_sel((int32_t)val & 0x01);
|
---|
73 | }
|
---|
74 |
|
---|
75 | break;
|
---|
76 |
|
---|
77 | default:
|
---|
78 | break;
|
---|
79 | }
|
---|
80 | }
|
---|